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Mapping Numerical Software Onto 
Distributed Memory Parallel Systems
The aim of this thesis is to further the use of parallel computers, in particular distributed 
memory systems, by proving strategies for parallelisation and developing the core component 
of tools to aid scalar software porting. The ported code must not only efficiently exploit 
available parallel processing speed and distributed memory, but also enable existing users of 
the scalar code to use the parallel version with identical inputs and allow maintenance to be 
performed by the scalar code author in conjunction with the parallel code.
The data partition strategy has been used to parallelise an in-house solidification modelling 
code where all requirements for the parallel software were successfully met. To confirm the 
success of this parallelisation strategy, a much sterner test was used, parallelising the 
HARWELL-FLOW3D fluid flow package. The performance results of the parallel version 
clearly vindicate the conclusions of the first example. Speedup efficiencies of around 80 
percent have been achieved on fifty processors for sizable models. In both these tests, the 
alterations to the code were fairly minor, maintaining the structure and style of the original 
scalar code which can easily be recognised by its original author.
The alterations made to these codes indicated the potential for parallelising tools since the 
alterations were fairly minor and usually mechanical in nature. The current generation of 
parallelising compilers rely heavily on heuristic guidance in parallel code generation and other 
decisions that may be better made by a human. As a result, the code they produce will almost 
certainly be inferior to manually produced code. Also, in order not to sacrifice parallel code 
quality when using tools, the scalar code analysis to identify inherent parallelism in a 
application code, as used in parallelising compilers, has been extended to eliminate 
dependencies conservatively assumed, since these dependencies can greatly inhibit 
parallelisation.
Extra information has been extracted both from control flow and from processing symbolic 
information. The tests devised to utilise this information enable the non-existence of a 
significant number of previously assumed dependencies to be proved. In some cases, the 
number of true dependencies has been more than halved.
The dependence graph produced is of sufficient quality to greatly aid the parallelisation, with 
user interaction and interpretation, parallelism detection and code transformation validity being 
less inhibited by assumed dependencies. The use of tools rather than the black box approach 
removes the handicaps associated with using heuristic methods, if any relevant heuristic 
methods exist.
n
Acknowledgements
I would like to thank Professor Mark Cross and Professor Martin Everett for their guidance 
and encouragement over the duration of this work and for their patience during the slow final 
stages of this thesis.
The useful input from, and discussions with, colleagues in the Centre For Numerical 
Modelling And Process Analysis is also gratefully acknowledged, particularly that from Cos 
lerotheou, Peter Leggett and Steve Little.
The contribution of my parents has also been vitally important throughout the work and 
particularly in the writing of this thesis where their reading and correction of my English has 
been invaluable, despite little understanding of the content.
Finally, I would like to acknowledge the funding of the Science And Engineering Research 
Council without whom this work would not have been possible.
in
Contents
Title Page i
Abstract ii
Acknowledgements iii
Contents iv
Chapter 1 1 
1. Introduction 2
Chapter 2 10
2. Parallel Architectures 11
2.1 Inherent Parallelism 11
2.2 Architectures To Exploit Parallelism 11
2.2.1 SISD - Single Instruction Stream, Single Data Stream 12
2.2.2 MISD - Multiple Instruction Stream, Single Data Stream 12
2.2.3 SIMD - Single Instruction Stream, Multiple Data Stream 12
2.2.4 MIMD - Multiple Instruction Stream, Multiple Data Stream 15
2.3 MIMD Machine Types And Software Differences 15
2.4 The Transputer Architecture And Practical Use 19
2.4.1 The Transputer Architecture 19
2.4.2 Software Languages For Transputers 21
iv
2.4.3 Strategies For Using Transputer Networks 22
2.4.3.1 Algorithmic Parallelism 23
2.4.3.2 Geometric Parallelism 23
2.4.3.3 Processor Farm 24
2.4.4 Communications Harness 24
2.5 Parallel Performance Measurements 26
2.6 Inherent Speedup Restrictions 28
2.7 Maximum Speedup 30
2.8 Closure 31
Chapter 3 32
3. Mapping An Enthalpy Base Solidification Algorithm Onto A Transputer 33 
Network
3.1 Introduction 33
3.2 The Enthalpy Algorithm For The Solidification Process 33
3.2.1 Overview Of The Solidification Process 33
3.2.2 Governing Equations 34
3.2.3 Control Volume Discretization Of Governing Equations 35
3.2.4 Solution Algorithm 39
3.3 Conversion To Parallel Code 40
3.3.1 Parallel Code Requirements 40
3.3.2 Data Partition Strategy 41
3.3.3 Overview Of Parallel Version 49
3.3.4 Parallel Code Development 52
3.4 Test Case - Solidification Of AISI 1086 Steel 53
3.4.1 Problem Specification 53
3.4.2 Timings Of Solution 54
3.5 Closure 60
Chapter 4 61
4. Mapping Structured Grid C.F.D. Codes Onto A Transputer Network 62
4.1 Introduction 62
4.1.1 C.F.D. Algorithms 62
4.1.2 Description Of FLOW3D 64
4.2 Conversion To A Parallel Code 65
4.2.1 Requirements Of Parallel Code 65
4.2.2 Data Partition Strategy 66
4.2.3 Code Alterations 75
4.2.4 Improved Exchange Procedure 76
4.2.5 Parallelising The Linear Equation Solvers 77
4.2.5.1 Stones Implicit Procedure 79
4.2.5.2 Line Relaxation Solver 82
4.2.5.3 Conjugate Gradient 83
4.3 Performance Of Parallel FLOW3D 84
4.3.1 Backward Facing Step Problem 85
4.3.2 Moving Lid Cavity Problem 93
4.3.3 Comparison Of Test Problem Performance 100
4.3.4 Investigation Of Loss Of Speedup 104
vi
4.4 Closure 107
Chapter 5 109
5. Background To Parallelising Tools 110
5.1 Introduction 110
5.2 The Dependence Graph 113
5.2.1 Types Of Dependence 114
5.2.2 Depth Of Dependence 116
5.3 Dependence Testing 117
5.3.1 Preliminary Code Transformations 118
5.3.1.1 DO Loop Normalisation 118
5.3.1.2 Induction Variable Substitution 118
5.3.2 Statement Model 119
5.3.3 The Greatest Common Divisor Test 122
5.3.4 Banerjee's Inequality 123
5.3.5 Multi - Dimensional Arrays 124
5.4 Code Generation Strategies 125
5.4.1 Vector Code Generation 126
5.4.2 Parallel Code Generation For Shared Memory MIMD Machines 130
5.4.3 Parallel Code Generation For Distributed Memory MIMD 133 
Machines
5.5 Optimisations To Increase Parallelism 136
5.5.1 Elimination Of Pseudo Dependencies 137
5.5.2 Converting Loop Carried Dependencies Into Loop 139
vii
Independent Dependencies
5.5.3 Loop Interchange 140 
5.6 Closure 143
Chapter 6 144
6. Description Of Parallelising Tools 145
6.1 Introduction 145
6.2 Language Interface Frontend 146
6.3 Call Graph And Routine Ordering 147
6.4 The Control Flow Graph 148
6.5 Pre And Post Dominator Trees 150
6.6 Control Dependence Calculation 152
6.7 Loop Setting 156
6.8 Reference Information 164
6.9 Reachability Of Statements 166
6.10 Dependence Testing 167
6.11 Exact Dependence 169
6.12 External Influences Of The Dependence Graph 173
6.13 Forward Substitution Of Scalar Information 173
6.14 Nonloop Variable Storage And Equality 175
6.15 Extended Banerjee's Test 178
6.16 Inequality Tests With Nonloop Variables 180
6.17 Knowledge Acquisition And Inference 188
6.18 Inter-Procedural Dependence Analysis 195
	viii
6.19 Overview Of Analysis Algorithm 198
6.20 Closure 200
Chapter 7 202
7. Test Case For Serial Code Analysis Toolkit And Future Work 203
7.1 Introduction 203
7.2 Test Cases Of Serial Code Analysis Tool 203
7.2.1 Simple Code Section Examples 204
7.2.1.1 Example 1 - Interprocedural Dependence Testing 204
7.2.1.2 Example 2 - Control Information And Exact Dependence 205
7.2.2 Application Code Example 208
7.3 Further Extensions To Analysis System 213
7.4 User Interaction 217
7.5 Optimisation Application And Data Partitioning 219
7.6 Practical Code Considerations 221
7.6.1 Vector Code 222
7.6.2 Shared Memory Systems 223
7.6.3 Distributed Memory Systems 223
7.7 Practical Considerations Of A Data Partition 224
7.8 Use Of Distributed Memory Systems For Other Code Types 226
7.8.1 Tridiagonal Matrix Systems 227
7.8.2 Full Matrix Multiplication Computation 228
7.8.3 Gaussian Elimination Computation 229
7.8.4 Efficient Distributed Algorithms 229
ix
7.9 Closure 230
Chapter 8 232 
8. Conclusion 233
References
x
CHAPTER ONE
1. Introduction.
Computers are now used in almost all aspects of life. For many of the more mundane uses 
in the financial and industrial communities, the current generation of affordable computer 
systems are adequate. For the more significant computational tasks these machines prove 
totally insufficient. In particular, computers are often used in the industrial engineering 
community to perform computer simulations of complex physical processes providing 
information not available or not feasible by any other route. These simulations have proved 
invaluable in these industries, however, the use and quality of these simulations is greatly 
restricted by the limitations of today's computers.
A major field of interest for computer simulation is the use of numerical modelling software 
such as control volume codes and finite element codes, where the flow patterns and/or 
stress/strain fields of physical situations can be evaluated. The results of such simulations 
have many applications in industry and potentially many more if computer limitations were 
reduced.
The success of computer models is dependent on how accurately the physical processes are 
implemented in the software and on the definition of the model for the geometry and 
resolution of variables throughout the model space. Both these factors are influenced by two 
key constraints, computational time and computer memory capacity.
These constraints cause many approximations to be made in the implementation of the 
physical processes acting in a simulation. Micro effects are very often expressed as macro
effects and many influences are merely ignored in the hope that they have only a small effect 
on the overall results. The time and memory cost of adding extra detail to physical process 
simulation is very often considered to far outweigh any improvement in the results achieved.
The resolution of the actual model built (for example, the number of cells in a control volume 
model or the number and type of elements in a finite element simulation) is restricted with 
approximate results being accepted rather than exorbitant execution times and memory 
requirements. When model builders are presented with a more powerful machine than the one 
on which the model was originally used, they invariably increase the resolution of their 
models at the cost of losing some of the reduction in run time.
Processor technology is continuously improving with faster performance ratings being 
achieved by each new generation of processors. Even with these often impressive 
improvements, the desired speed for processors from the computer user is limitless with 
expectation always being a multiple of that available. A large demand clearly exists for a 
means of improving computational speed over and above the increases in processor 
technology.
An obvious way to achieve program execution speed of a multiple of the single processor 
speed is to facilitate many such processors to co-operate on the overall computation. The two 
questions that must have positive answers for such a system to be practical are firstly, can the 
required hardware be constructed, and secondly, do application codes have the required nature 
to allow many processors to efficiently share the overall computation ?.
The first question has clearly been answered by the large number of machines which use 
multiple processors in some way. Machines such as the CRAY series , AMT DAP and the 
Transputer processor and many others all heavily exploit the use of many processing elements 
in parallel.
The second question has a guarded positive response since many application codes can clearly 
exploit parallel execution, whilst others require alteration (for example to an inherently 
implicit algorithm) to allow even reasonably efficient utilisation of parallel hardware.
The creation of software to exploit parallel computer architectures raises a series of questions 
to the programmer : Should parallel code be written in completely new languages or should 
old languages be adapted ?, Should many paradigms for sequential programming be replaced 
by new conventions ?, Is existing sequential software obsolete ?, Will code produced be 
totally machine dependent (or at least architecture dependent) ?.
A range of answers have been provided to these questions. New languages for parallel 
programming have been developed such as SISAL (McGraw et al. 1985), BLAZE (Mehrotra 
and Van Resendale 1985) and the transputer specific language OCCAM (Inmos 1988). 
Alternatively, many dialects of existing languages have been developed with language 
extensions to facilitate parallel features such as IBM Parallel Fortran (IBM 1988) and 3L 
Parallel Fortran (3L 1988) (twelve different parallel Fortran dialects are compared in Karp and 
Babb 1988), as well as many versions of parallel Pascal, C amongst others. This choice of 
existing or new language implies answers to many of the above questions since the existing 
rules for sequential programming are obviously kept if the parallel language is an adapted
sequential language and existing sequential codes can more easily be adapted for parallel 
execution. The final question on machine or architecture dependence has a less clear answer 
since the rules required for parallel code and the physical differences of the computer 
architectures have a major influence on the final code (see chapters 2 and 5).
The remainder of this chapter concentrates on the use of an adapted serial language, 
specifically Fortran, discussing the relevant issues and choices available. The adaptation of 
correct serial code to parallel form using transformation software is a very attractive and 
desirable facility. This, indeed, is expected by many potential parallel machine users and the 
use of such machines has been lessened as they await the appearance of such 'parallelising 
compilers'. The reasons for this expectation and subsequently the drive for much research, 
can be found historically in the development of compilation software.
The development of sequential languages and their compilers/interpreters allowed 
understandable, English type code to be automatically converted into machine code without 
the user being involved. It became apparent that the machine code generated could be greatly 
improved (in terms of both execution speed and storage requirements) using some simple 
rules. These rules, known as optimisations, such as those in Alien (1972), were then included 
in a phase of the compilation process. These optimisations produced significant improvements 
in the machine code which then encourage further research leading to more sophisticated 
optimisations.
With the advent of vector computers (see chapter 2), a new challenge was presented to 
compiler designers. Vector computers enable operations on vectors of data to be performed
in parallel, however the determination of semantic validity of a particular operation for 
parallel execution and addition of the required code (often calls to library routines) were 
complex tasks, thus encouraging a great deal of research into automated techniques for 
producing such code.
Simple rules for legal parallel execution were given by Bernstein (1966), relating parallelism 
to the definition and usage of variables. This work was then greatly extended throughout the 
1970's by David Kuck and his group at Illinois. The development of formal rules for legal 
parallelism with tests for dependence relations between subscripted variables made automatic 
conversion of serial code to parallel form feasible. This work eventually led to the 
development of Paraphrase (Kuck et al. 1980), an ever evolving vectorising/parallelising 
compiler, and inspired much other research such as that of Ken Kennedy and his group at 
Rice University (Alien 1982). It also led to a host of commercial vectorising compilers (for 
example Higbee 1979,Arnold 1983) which achieved various levels of success, depending on 
the nature of the sequential code with which they were presented.
The vectorisation phase of a compiler was very much considered as an optimisation since it 
could be achieved by examining only small sections of the code (i.e. inner loops as described 
in chapter 5), without much need to investigate external influences. As with the standard 
optimisations, vectorisation could be fairly successful (with a few specialised optimisations) 
as a fully automated process (although user directives can generally be added to the sequential 
code prior to vectorisation).
The availability of multi processor parallel machines thus inevitably led to the expectation of
a parallelising compiler with the same level of success as for vectorising compilers. Although 
some parallelising compilers have been developed for shared memory machines (see chapter 
2), they have been fairly disappointing with far more user adaption of the serial code often 
required to enable even moderately efficient parallel execution. This lack of success can 
largely be attributed to the nature of parallelism best exploited by such machines, that is 
coarse grain parallelism between large sections of code. The 'peephole' style analysis of only 
a small section of code which was often sufficient for vectorisation therefore fails for parallel 
machines since many more influences external to this section of code, such as variable values 
used, need to be considered (due to the amount of code being analyzed).
Even worse, no compilers exist for distributed memory machines (see chapter 5) and even 
those that claim to be semi-automatic, such as the Superb compiler developed in the 
Suprenum project (Zima 1988), where much information and the parallelisation strategy itself 
being supplied by the user, has only very limited success.
Two paradigms have been used as the impetus to the work on parallelising tools :-
Firstly, no sacrifice of parallel efficiency is to be allowed for a parallel code developed using 
the analysis system (and all subsequent facilities) as opposed to a code parallelised fully 
manually (i.e. as far as possible, conservative assumptions and heuristic decisions will be 
avoided and the user encouraged to aid the system).
Secondly, the time and effort required to produce efficient parallel code is far less important 
than the parallel code efficiency, since the parallelisation may well be performed only once
whilst the resultant parallel code will be used many times.
These paradigms place the importance of parallelisation purely on the resultant code and those 
who use it. They are very different from those used by many others where the development 
of automated (often heuristic) code generation related algorithms, to satisfy the desire of the 
compiler user, dominate.
This thesis thus concentrates on software for distributed memory parallel machines. The 
following chapters are organised as follows :-
Chapter 2 describes the various types of parallel machine. The parallel Fortran dialect used 
in much of this work is introduced and various other issues such as techniques and utilities 
for parallel processing are discussed. Finally, the measures of success of parallel codes are 
introduced and implications of the measures discussed.
A code for modelling solidification in the casting industry is written and parallelised onto a 
distributed memory parallel system in chapter 3 using some of the strategies introduced in 
chapter 2. The technique for exploiting parallelism in the code is developed and the success 
of the parallel implementation assessed, the factors influencing this success are also discussed.
A commercial computational fluid dynamics package, HARWELL-FLOW3D (Jones et al 
1985) is parallelised in chapter 4 using the technique developed in chapter 3. The success of 
this parallelisation and its implications to the value of this technique for a wide range of 
commercial software are discussed.
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Chapter 5 introduces and discusses the theory and techniques for automated parallelisation, 
developed largely at Illinois. The rules for parallel code generation (i.e. for semantically valid 
parallel code) for the various machine types are given along with some parallelism extracting 
optimisations.
In chapter 6, the improvements and extensions to the analysis introduced in chapter 5 are 
detailed. The basic algorithms for constructing the required graphs representing the scalar 
program are shown. The limitations of certain stages are then indicated and cures introduced 
and implemented, whether these involved changes to algorithms, extensions to algorithms or 
additional algorithms.
Chapter 7 shows some examples of the effectiveness of the extensions to the analysis system 
detailed in chapter 6. The remainder of this chapter discusses various issues in extending the 
analysis tool into a set of semi automatic tools or components of a parallelisation system.
CHAPTER TWO
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2. Parallel Architectures.
In this chapter, the different types of computer architecture currently available are introduced 
and broadly categorised. Emphasis is given to true parallel machines and in particular will 
focus on the architecture and use of the Transputer.
2.1 Inherent Parallelism.
The original serial Von Neumann computer architecture only processed instructions one at a 
time through a single processing unit. The codes used on such machines however, often 
exhibited a large amount of potential parallelism (i.e. operations that could be performed 
simultaneously) and it was realised that great speed improvements could be gained if 
computer architectures could exploit this parallelism.
2.2 Architectures To Exploit Parallelism.
Several authors have presented different classification schemes for computer architectures with 
those of Flynn (1966), Shore (1973) and Hockney & Jesshope (1981) proving popular. The 
following machine classifications are those given by Flynn which are widely used, but are by 
no means comprehensive. This categorisation considers computer architectures from a user 
perception (i.e. a code author), rather than the strict operation of the architectures concerned.
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2.2.1 SISD - Single Instruction Stream, Single Data Stream.
This categorises the original serial Von-Neumann computers where only one operational 
instruction is processed at a time on a single item of data. The internal operation of such 
machines may include some parallelism such as parallel loading and storing of data items 
along with actual arithmetic operations. This distinction is made since the use of such 
architectures requires no user knowledge of any internal parallel features.
2.2.2 MISD - Multiple Instruction Stream, Single Data Stream.
In this category, several instructions are concurrently performed on a single stream of data. 
In a strict sense, the operation of internally parallel SISD architectures and pipeline processors 
(as described in the next section) could be in this category, however, since we are concerned 
with the user perception of computer architectures, neither is included. As a result, no 
commercial computer architectures are in this category.
2.2.3 SIMD - Single Instruction Stream, Multiple Data Stream.
Computer architectures in this category are commonly known as vector or pipeline computer 
architectures, where a single control unit issues instructions to a number of processing 
elements.
In a true vector processor, every processing element performs the same operation at the same 
moment but acts upon different sets of data. This type of parallelism is often exhibited in
12
operations involving vectors of data.
A pipeline processor issues different instructions to each processing element where each of 
these instructions is a different stage in an overall operation. The data enters the pipeline at 
the processing element performing the first stage of the operation, passing through others until 
finally passing through the processing element performing the final stage. The parallelism 
occurs when several data items pass through such a pipeline, each item passing through 
different stages at the same moment. To achieve significant speedup, every processing 
element in the pipeline must be kept busy. To do this, many data items that require the same 
overall operation to be performed on them are passed through the same pipeline. This 
requirement is often held in vector operations where the data passing through the pipeline 
consists of each consecutive element of the vector(s) concerned.
Both types of machine are classified here since they both exploit the same fine grain 
parallelism (i.e.parallelism of multiple instances of individual statements allowing vector 
operations) and appear the same from a user perspective. SIMD architectures are shown in 
figures 2.1 and 2.2.
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For parallelism that can be exploited by SIMD architectures to exist in software, simple 
operations involving vectors of data must exist. In many cases this significantly restricts the 
exploitation of this type of machine.
2.2.4 MIMD - Multiple Instruction Stream, Multiple Data Stream.
This class contains machines where a number of separate processing units, each with its own 
control unit accepting its own stream of instructions, operate on separate sets of data. These 
processing units are then interconnected to enable them to co-operate in performing an overall 
task. To use such a computer architecture, the overall task must be broken down into a set 
of many sub tasks which can be performed in parallel.
In addition to these categories, hybrid systems of the MIMD type where each processing unit 
is a SIMD processor also exist.
2.3 MIMD Machine Types And Software Differences.
To illustrate the types of MIMD machine currently available, the two extreme classes of 
machine are discussed.
Shared memory systems have a global memory accessible directly from every processing unit 
via some form of communications bus. Each processor can thus be considered identical 
(providing each processing unit is of the same type) and a task in the computation can be
15
allocated arbitrarily to any free processor. The problem with such systems arises when large 
numbers of processing units are used, the communications bus hardware becomes a bottleneck 
with many requests for global memory accessing from every processor. Global memory 
accessing is also slowed by access conflicts between different processors which must be 
handled by some form of semaphore to ensure only one processor accesses a data item at a 
given moment, all others waiting for that data must be forced to idle. Figure 2.3 shows an 
example of a shared memory system.
Distributed memory systems have processing units consisting of a processing element and a 
local memory only accessible from that processor unit. An interconnection network joining 
many such processors allows an overall task to be performed on many processors by message 
passing i.e. data can be sent from one processor to another, possibly via other processors. This 
type of machine overcomes the bottleneck of a communications bus and many access conflicts 
encountered in shared memory systems, but can produce problems of data traffic bottlenecks 
in a large processor network. Also, unlike the shared memory systems, processor allocation 
is not arbitrary, for maximum efficiency a computation should be placed on a processor that 
either holds the data accessed in the computation or can access the data through as short as 
possible communications route. To efficiently use all the distributed memory of such a 
system, the program data should, if possible, be divided over all the local memories with a 
minimum of duplication. Figure 2.4 shows an example of a distributed memory system.
16
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Other MIMD machines use a hybrid of the two previously described i.e. a distributed memory 
system where each processor consists of a small shared memory system or a shared memory 
system where each processing unit has a small amount of local memory.
2.4 The Transputer Architecture And Practical Use.
2.4.1 The Transputer Architecture.
The target machine in this work is a network of INMOS T800-20 Transputers. The T800-20 
Transputer (see figure 2.5) consists of an integer processing element, a 32 bit floating point 
processing element, four communication links and four kilobytes of fast access RAM all on 
the same chip. The processing elements use reduced instruction set (RISC) technology to 
produce peak performances of 10 MIPS and 1.5 MFLOPS. In addition to the on chip RAM, 
external memory can be added, although accessing this RAM is slower than accessing the on 
chip RAM.
The communications links can be used to connect to other Transputers, to form networks of 
Transputers, or to input/output devices allowing access to file systems etc. The data 
transmission speed of the communication links is around 20 Mbits per second, with a small 
setup overhead in initialising a communication. Transmitting data between Transputers not 
directly connected requires a time proportional to the amount of data being sent and the 
number of individual Transputer to Transputer communications required.
19
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2.4.2 Software Languages For Transputers.
A new language was developed specifically for use with Transputer networks with specialised 
features to allow simple exploitation of the Transputer's facilities. This language, OCCAM 
(INMOS 1988), although powerful, often proved a handicap to the Transputer's use, 
particularly for large numerical software which is traditionally written in FORTRAN. As a 
result, in recent years, parallel FORTRAN 77 versions with language extensions to support 
parallelism and other Transputer features have become available. A common way to 
incorporate these features into otherwise standard FORTRAN 77 is to provide a library of 
specialised routines. These routines can then be used to develop further useful utilities such 
as efficient routing facilities for communication data between processors not directly 
connected (i.e. a communications harness).
The software for such a Transputer network is a set of processes, each internally serial, that 
can be performed parallel to each other with the necessary interaction enabled by the use of 
communication routines. Such processes can be configured to execute on different Transputers 
to provide parallelism or on a single processor when the processes are separate for functional 
rather than parallelism reasons. The following two code structures, as used in 3L Parallel 
Fortran (3L 1988), can be used when appropriate. Other parallel Transputer Fortran dialects 
contain equivalent facilities, however, the 3L terminology is used throughout this work. These 
structures, Tasks and Threads, are discussed in the following sections :-
A Task is a process that has a completely separate memory area, thus data from other tasks 
must be physically transported into this task memory area. Tasks are used to provide 
parallelism by having their memory areas on separate processors, communication between
21
such tasks using the inter processor links. Several tasks can be placed in the same Transputer 
by allocating sections of that Transputer's memory uniquely to a task, communication 
between tasks on the same Transputer is made via memory locations not allocated to either 
task where these memory locations are treated as the Transputer links.
A Thread is a process that is spawned by a task and shares memory with the spawning task. 
Data can therefore be passed without physical movement of data although communications 
can still be made via internal channels (i.e. memory locations within the task data area which 
are treated as Transputer links). When threads are used, care must be taken when accessing 
the same data in two different threads, as with shared memory systems, locking semaphores 
are often required to ensure that only one thread accesses a memory location at a time.
Both tasks and threads allocated to a Transputer are executed in a time slice fashion where 
each process is allocated a section of the total execution time. A process involved in a 
communication where the other communicating process is not ready is de-scheduled (i.e made 
inactive using no execution time) until the other process is ready to communicate. Priorities 
can be given to different processes to force execution of some processes in preference to 
others. If one process has a higher priority than all others, it will execute until forced to de- 
schedule, waiting to complete a communication, all other processes will be idle when the high 
priority process can execute.
2.4.3 Strategies For Using Transputer Networks.
Three strategies are commonly used in the exploitation of Transputer networks. The choice
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of strategy is dependent on the nature and implementation of the application being considered. 
The strategies are not exclusive thus a combination of them may well be the best solution for 
certain applications.
2.4.3.1 Algorithmic Parallelism.
Parallelism between different code sections is classified as algorithmic parallelism. In such 
a parallel code, different tasks may execute entirely different code sections, often, for 
example, exploiting parallelism between subroutines. The use of such a strategy often 
introduces large amounts of processor idle time since the execution time of each task will 
almost certainly not be the same. It is therefore rare for high efficiencies to be achieved with 
such a strategy.
2.4.3.2 Geometric Parallelism.
Geometric parallelism exploits parallelism between the same operations performed on 
different data areas. This generally occurs between iterations of loops, thus a task may consist 
of a number of iterations of a particular loop. Since the same code is executing on each 
processor, the idle time introduced is often small with all tasks completing at approximately 
the same time. The implementation of a code exploiting geometric parallelism can be 
achieved using a data partition, where data is divided into subsets and allocated to particular 
processors in the network, as appropriate.
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2.4.3.3 Processor Farm.
A processor farm parallel code involves the splitting of the computational task into 
independent jobs. These jobs are then given to an arbitrary processor as and when that 
processor is ready to process it. Using this strategy, processors are kept busy as long as jobs 
remain, thus idle time is minimised. The use of a processor farm, however, incurs a 
potentially high communication cost since the allocation of a job to a processor requires all 
data for that job to be communicated to that processor from a controlling processor and the 
return of the results of that job to the controlling processor. The effectiveness of such a 
strategy is therefore dependent on the amount of data required by and returned from these 
jobs. In particular, the ratio of communication to computation must be heavily biased toward 
computation if efficient parallel code is to be produced. The operation of a processor farm 
is comparable to that of a shared memory system where the inter-processor communications 
perform a similar function to the communications bus in a shared memory machine.
2.4.4 Communications Harness.
A useful facility, available for Transputer networks, is a communications harness. The details 
of routing of messages between distant processors in a network of Transputers is handled by 
such a harness. To enable the transparent operation of such a communications harness, the 
use of an additional process on every Transputer is required. This allows through routing of 
data for communications between Transputers without altering the main computation process 
on intermediate Transputers. The computation process will be forced to idle until the 
communication in the other process is complete (unless the computational thread is allocated
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execution time slices). The communication harness process is also required to handle 
communication calls from the computation process. Since physical data movement causes a 
time overhead, it is desirable to merely pass pointers to the data to the communications 
process, where that data is common to both processes. Therefore a communications harness 
performed as an execution thread is advantageous to the speed efficiency of the harness. 
However, a communications harness as a separate task is often used since one such task can 
perform communications for all other tasks on that processor.
The operation of a communications harness can use both synchronous and asynchronous 
communication. Synchronous communication requires the sending process of a communication 
to idle until the receiving process is ready. Asynchronous communication allows the sending 
process to continue by receiving the data into a data buffer held in the communications 
harness. This data is held until the request for it is received by the harness. Asynchronous 
communication has the advantage that it allows execution to continue on the sending process 
but the amount of buffering space required can be unpredictable and, when a buffer is full, 
synchronous communication must again be used.
The network of Transputers used can be in a number of different configurations. The 
configuration chosen should be influenced by the data access structure of the code concerned 
given the parallelisation strategy used. Use of a communication harness enables any 
configuration to perform an application, however the amount of communication time incurred 
can be minimised by a sensible choice of network configuration. Another requirement of the 
network is the ease of scalabillity, i.e. how extra Transputers can be added and used 
efficiently, consistent with the current configuration. Examples of possible configurations are
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shown in figure 2.6.
2.5 Parallel Performance Measurement.
There are two main, often quoted, measures of performance of software on parallel systems. 
The first is speedup (Sp) which is defined as :-
Sp = Time on a single processor 
Time on p processors
i.e the number of times faster the software executes on p processors as compared to the 
execution time on a single processor. There are, however, two possible single processor times 
that can be validly used, each conveying slightly different information about the software. If 
the single processor time is that of the best serial version, using optimal serial algorithms, the 
speedup indicates the benefit of using a parallel machine as opposed to a serial machine. The 
speedup figure produced may be reduced since the algorithms used for the parallel version 
may be different to those in serial, with serial performance sacrificed for the parallel nature 
of the new algorithm. The second single processor time that can be used is that of the parallel 
version run on a single processor. This speedup indicates the performance of a parallel 
machine as more processors are used and not performance over serial since any serial version 
should always use the best serial algorithms available.
The second measure of performance of software on MIMD machines is efficiency, a measure 
of how well an application uses the available computer power but again two versions can be
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Figure 2-6 Example Transputer Network Configurations.
27
used. Firstly, an efficiency percentage (Ep) given by :-
Ep = Sp_ * 100 = Speedup on p processors * 100 
P P
where the speedup uses the best serial execution time, indicates the percentage of available 
processor time which has been beneficially used. The losses of efficiency here are mainly due 
to processor idle time, communication time and less efficient parallel algorithms.
The second efficiency is calculated using processor idle time i.e.
E'p = A - Total Idle Time \ * 100 
V Total processor time/
giving a measure of the percentage of time spent performing some form of operation.
In this work, speedup and efficiency values quoted are of the first type in each case.
2.6 Inherent Speedup Restrictions.
A simple analysis of limitations on parallel performance can be performed as follows. If fs 
is the fraction of serial code in a given application then the parallel fraction is clearly given 
by 1 - fs . Assuming that the parallel fraction of the code can use all available processors and 
that no other overheads exist, the best possible parallel execution time (Tpmin) is
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: ( f' +
)
Where Ts is the serial execution time. This can then be used to give Amdahl's law (Amdahl 
1967) for maximum possible speedup for an application i.e
Spmax= Ts = 1
/fs + (Iifs) V TS f, + /1-f. \( r) (r)
Thus even if the number of processors tends to infinity, the maximum speedup is limited to 
l/fs . As an argument against massively parallel machines, it has been claimed that since, in 
general, around ten percent of code is inherently serial, the maximum speedup is limited to 
around ten, thus large numbers of processors will not produce the hoped for speedups. In 
practice with MIMD machines, very large speedups have been achieved. This is because the 
serial fraction of many codes is insignificantly small since in most time consuming software, 
most of the execution time is spent inside loops with high iteration counts. Thus if those loops 
can be performed in parallel then almost the entire execution time will involve parallel 
computations.
It is clear that the serial fraction used in Amdahl's law is the fraction in terms of serial 
execution time and is therefore dependent on a particular instance of a program execution and 
not determinable at compile time, thus the law has only limited use as a characteristic of a 
given code and does not fatally prohibit speedup on MIMD machines. Amdahls law does, 
however, indicate that any code sections that cannot be parallelised (or where not all 
processors can be used) can have a significant limiting effect on speedup even when the
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execution time of the serial sections is only a small percentage of the overall serial execution 
time. If it is to be worthwhile to use massively parallel machines for an application, the 
amount of serial code must be a minimum where any serial algorithms used must be replaced 
by parallel algorithms even if the parallel algorithms are very inefficient.
2.7 Maximum Speedup.
Consider a parallel code being performed on N Transputers. As mentioned in section 2.4, the 
parallel code will consist of a set of tasks possibly running on separate Transputers. Since the 
Transputer can perform many tasks on a single processor, it is possible to reconfigure the 
code to place all tasks on a single Transputer, dividing the Transputer memory as required, 
allocating a section to each task. This new code will perform the identical operations to the 
parallel code using time slices of the Transputers execution time. As a result the overall 
execution time of this serial code will be the sum of the execution times of all Transputers 
in the parallel version, i.e. at worst N times the parallel execution time. Although a small 
overhead in scheduling the tasks on the single Transputer will be incurred, this is offset by 
the inevitable processor idle time that occurs in parallel execution. In addition, 
communications in the serial version will involve internal data transfer from one memory 
location to another whilst the parallel version often required physical data transmission 
through the inter-Transputer communication links. The overhead time required in the serial 
version will therefore be significantly less than the communication time overhead in the 
parallel code.
Any parallel Transputer code can be configured as a serial code as described above.
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Therefore, a serial execution time of at worst N times the parallel execution time can be 
achieved. This provides a maximum possible speedup of N for any code. Any speedup higher 
than the number of processors used is achieved either by using a non-optimal serial code for 
the comparison, producing an invalid speedup measure, or by, for example, the use of the 
distributed processor cache memories (i.e. keeping often used data items in the fast on chip 
memory for as long as possible) which, particularly with the small transputer cache and large 
data problems considered in this work, should not usually be significant.
2.8 Closure.
This chapter has broadly described the parallel computer architectures currently available. The 
use of such machines has also been discussed. Attention was focused on the Transputer as the 
major component in a parallel system and the effective exploitation of such a system. The 
success of use of Transputer networks will now be examined in the following chapters when 
the parallel solution to numerical computation problems is attempted on Transputer networks.
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CHAPTER THREE
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3. Mapping An Enthalpv Based Solidification Algorithm Onto A Transputer Network.
3.1 Introduction.
As a first example of using a Transputer network to perform a numerical task, an enthalpy 
based solidification algorithm due to Voller and Cross (Voller and Cross 1985, Voller et al 
1987), using the control volume technique in three dimensions, was considered.
The algorithm was first coded and tested in serial to run on a single Transputer. The methods 
employed in the serial code were chosen and optimised for serial speed as well as low 
memory usage.
The parallel version was then created by converting the serial code with as few major 
alterations as possible. The success and simplicity of the parallel conversion could then be 
used to determine whether parallelism could feasibly be extracted from optimised serial code 
or if parallelism had to be considered as an early stage in the software design process.
3.2 The Enthalpy Algorithm For The Solidification Process.
3.2.1 Overview Of The Solidification Process.
The algorithm models the solidification of materials in solid, liquid or transitional states. For 
simplicity, the model ignores convection, being driven by conduction and the release of latent 
heat during solidifying only. As in most practical materials, the phase change from liquid to
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solid occurs gradually over a temperature range, a mushy region thus exists which is neither 
solid nor liquid. In this mushy region, the latent heat held in the liquid is gradually released.
3.2.2 Governing Equations.
The governing equation of the three dimensional, transient, conduction in terms of enthalpy 
is :-
Where k is thermal conductivity 
c is specific heat capacity 
p is density 
L is latent heat 
h is sensible enthalpy 
fi is liquid fraction
Total enthalpy is the sum of sensible enthalpy and latent heat held in the material i.e.
H = h + AH (2) 
Sensible enthalpy is given by
h= (T
c dT (3) jTref
where T is current temperature and Tref is a reference temperature.
The enthalpy held in the material is the product of liquid fraction and latent heat :-
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AH = f,L (4)
If we assume that the phase change occurs linearly within the mushy region temperature range 
then the liquid fraction is given by :-
1
T-Tc
TL-TS
0
T>=TL
T < TL (5)
T<=T<
Where TL is the liquidus temperature for the given material (i.e. the material is entirely liquid 
if the temperature is at or above the liquidus temperature) and Ts is the solidus temperature.
3.2.3 Control Volume Discretization Of Governing Equations.
The numerical solution of the physical equations is achieved using the control volume 
technique as described by Patankar (Patankar 1980). The governing equations must be 
satisfied throughout the problem domain, thus if the domain was discretized into many finite 
sized subdomains, each subdomain must also satisfy the governing equations. Consider a 
uniform discretization creating many rectangular box cells, if we assume that all the physical 
variables are constant throughout each individual subdomain then it is possible to form an 
approximate form of the governing equation in the following way :-
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The diagram (figure 3.1) shows a two dimensional cross-section through a subdomain (control 
cell). The cell has dimensions Ax by Ay by Az as does each neighbour cell therefore the 
distance between the centre of this cell and the centre of a neighbouring cell is Ax, Ay or Az 
in the x,y and z directions respectively (since we have a uniform discretization).
Now an approximate form of the governing equation for the control cell P can be made by 
integrating the governing equation over cell P using approximations to derivative terms from 
gradients of variables from this cell centre to neighbouring cell centres,
The transient term is constant throughout the control volume thus :-
(L(ph)dV « pPhP - pp(old) hP(old) * AxAvAz (6) 
dt At
Where At is the time step and the 'old' variables are the values of those variables at the 
previous time step. The latent heat term of equation (1) is integrated in the same manner. 
Treating the derivative terms as mentioned above, the x-direction diffusion term gives :-
<L/fc<L/tL\YiV «fk,iLAY kw 9_/h\ l * AyAzf1
Vol
and the y and z direction diffusion terms produce similar results.
This leads to a discretized form of the governing equation at control cell P in terms of
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neighbouring cells :-
- b (8)
Where nb = E,W,N,S,T,B i.e. all neighbouring nodes.
The coefficients in equation (8) are obtained from equations (6) and (7) after dividing the
equation through by cell volume.
aE = k» With aN etc. of similar form 
CpAx2
At
b = ^^hp + L_ (ppf, 
At At
Control cells on the boundary of the domain produce similar coefficients but use half cell 
dimensions in the appropriate directions. Dirichlet, Neumann and mixed type boundary 
conditions can be used, each require a slightly different formulation of coefficients.
The value of all variables is required at the cell centre only, which is where they are stored, 
except thermal conductivity values which are required on cell faces, so these values must be 
evaluated by averaging the appropriate cell centre thermal conductivity values. The material 
properties k,c and p are all functions of temperature and material type allowing a piecewise 
set of functions of temperature for each material used in a simulation.
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3.2.4 Solution Algorithm.
The above formulation of a discretized equation is used for every control volume in the 
discretized domain to produce a system of equations. These equations are non-linear since the 
latent heat term and the material properties are all functions of temperature which in turn is 
related to the solution variable, sensible enthalpy. The solution algorithm must therefore be 
of an iterative nature to use estimates of sensible enthalpy to produce new estimates of 
temperature and thus material properties to be used in an update of sensible enthalpy.
The solution algorithm runs as follows :-
1. Set up old sensible enthalpy, liquid fraction and density values using the provided initial 
conditions.
2. Set up coefficients of the discretized conduction equations and solve for sensible enthalpy 
from equation 8 using an appropriate method.
3. Evaluate temperature from sensible enthalpy (equation (3)).
4. Evaluate liquid fraction from temperature using equation (5).
5. Test for convergence of sensible enthalpy, if convergence not achieved return to step 2.
6. If another time step is required update old time step values using the newly calculated
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values and return to step 2.
To ensure a solution will eventually be reached, it is necessary to under-relax the enthalpy 
and liquid fraction updates to damp out oscillations in their values that occur from iteration 
to iteration.
The methods used to solve for sensible enthalpy in step 2 can be such techniques as Jacobi 
updates, Gauss Seidel updates, Line based Gauss Seidel updates etc.
3.3 Conversion To Parallel Code.
Once the algorithm was written, tested and optimised in serial using a Gauss Seidel update 
method in step 2 of the solution algorithm, the conversion process could begin.
3.3.1 Parallel Code Requirements.
The criteria for a successful parallel version of the solidification code are that both the 
processing power and total distributed memory should be used with maximum efficiency. To 
achieve this, three constraints must be addressed :-
1. Ensure an equal computational load is given to every processor (i.e. balanced 
computations) so that no processor(s) are idle whilst awaiting communications from a 
processor still performing computations.
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2. Ensure the program data is evenly distributed over every processor's local memory.
3. Minimise the time spent performing inter processor communications since this is an 
overhead not encountered in the serial code.
3.3.2 Data Partition Strategy
The computation load in the algorithm is approximately proportional to the number of control 
volumes being evaluated (extra computations involved in the mushy region are proportionally 
small). This indicates that an even distribution of control volumes on each processor would 
satisfy the balanced computations constraint at the same time as satisfying the memory usage 
constraint. Thus all that is now required is to partition the data and to place these partitions 
over the Transputer network in such a way as to minimise required inter-processor 
communications.
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To decide how to partition the data, consider the system of equations in step 2 of the solution 
procedure as a matrix system Ah = t> (figure 3.2). The coefficient matrix A will be of 
diagonal form as shown if the order of control cells used is of a sensible form, eg. order of 
increasing x direction first, then y and finally z. If the consecutive sets of control cells 
indicated (i.e. rows of the matrix and vectors) are allocated to a processor then the enthalpy 
values required in the computation are those allocated to this processor and also those 
indicated in figure 3.2 in consecutive groups of cells adjacent to those allocated here. The 
extra required values are those of the nx * ny cells (nx being total number of cells in the x 
direction etc.) immediately before and immediately after the allocated set (i.e from the top cell 
of the first cell allocated to this processor to the bottom cell of the last cell allocated). In 
addition to extra enthalpy values being required, extra values for the material properties for 
the same sets of cells will be required in the coefficient calculation. Since all these material 
properties are functions of temperature, it is the temperature values that are actually required.
The extra cells will be allocated and assigned values on other processors, thus inter processor 
communication of the required values will have to take place. The values used in the 
calculations must be the most up to date values available from the assigning processor to 
provide a good update of the enthalpy values on this processor, therefore the communication 
must be performed within each iteration of the solution algorithm to send the values 
calculated in the previous iteration. Communicating these potentially large blocks of data 
represents a major, but essential, overhead in each iteration, thus fast execution of these 
communications is essential to the efficient operation of the parallel code.
The communication time is approximately proportional to the number of processors involved
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in transferring the data from source processor to sink processor, so minimising this 
communications distance with nearest neighbour communication only is a desirable feature. 
To achieve this, the minimum number of cells that can be allocated to any processor is the 
number of cells involved in these communications (i.e. nx*ny cells). All values required in 
a block will then reside on a single processor and a simple chain of Transputers is sufficient 
to ensure these values will always be on a directly connected neighbour Transputer with the 
control volumes allocated along the chain of Transputers in order (see figure 3.3).
Each connected pair of Transputers in the chain require blocks of data from each other, thus 
the communication can be achieved by a data exchanging process. This process can be 
performed efficiently by allowing each pair of processors to exchange data in parallel, then 
letting the alternative pairs of processors exchange their data in parallel, thus completing the 
exchange process in the time of four individual block communications regardless of the 
number of processors involved (see figure 3.4).
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Another communication required in the iterative process of the solution procedure is the 
transfer of residual values from each processor and the subsequent result of the global 
convergence test. Both these involve only a single word of data and thus require a 
proportionately insignificant amount of time, so again the chain configuration of Transputers 
will suffice.
The only other communication that can occur in the solution procedure is that of the 
converged fields of variables which may be sent to the host at the end of user selected time 
steps. Although this does not occur as frequently as the previously mentioned 
communications, it could potentially become a major overhead due to the large amounts of 
data involved. To allow fast completion of this data transfer, a pairwise parallel process was 
again used as shown in figure 3.5. To perform this process, every processor requires buffer 
space to store fields of converged solutions from processors further down the chain on route 
to the host. The even numbered processors require buffer space to store one field of 
converged solutions since they send data thus freeing the buffer before receiving more data, 
whilst the odd numbered processors require two such buffers since they receive before they 
can send on the data from the other buffer. Since we wish to maximise memory use for 
problem data and not for temporary buffer space, the buffers used are the arrays used to store 
the fields of variables old enthalpy and old liquid fraction (as used in transient terms). When 
a converged solution is produced at the end of a time step, the values in these arrays are no 
longer needed, thus they can then be used as buffer space before being updated ready for use 
in the next time step.
The major bottleneck in this process is the sending of data to the host and the host writing
48
this data to disk, thus although a more complex Transputer configuration may improve data 
movement in the Transputer network, it will suffer the same bottleneck and have little impact 
on overall speed (i.e. more processor idle time would result).
3.3.3 Overview Of Parallel Version.
Two separate programs constitute the parallel code. The first Transputer in the chain, called 
the master Transputer, is the only one connected to the host and therefore must perform all 
input output operations with the host system such as reading the input data and outputting the 
converged solutions to disk. The operation of the master Transputer in the algorithm is 
therefore different to all others and runs as follows :-
1. Read problem definition from host machine.
2. Evaluate the number of cells to allocate to each processor and determine which cells each 
processor shall be allocated.
3. Send allocation information and required problem definition information to processor 
number two.
4. Set up initial values for cells allocated to the master Transputer.
5. Use the data exchange procedure to exchange sensible enthalpy and temperature blocks 
with Transputer two.
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6. Perform steps 2-4 of the solution algorithm for the control cells allocated to the master 
Transputer.
7. Receive a residual value from Transputer two.
8. Evaluate global residual from residual of cells on master processor and the received 
residual and perform convergence test.
9. Send convergence test result to Transputer two.
10. If not converged return to step 5.
11. If required, write the converged solution on this Transputer to disk, then receive 
converged solutions from Transputer two writing them to disk.
12. If another time step required, update 'old' variables and return to step 5.
The other Transputers all perform the same code (the slight differences in even and odd 
numbered Transputers operation being accounted for in software), known as the slave code. 
The operation of these Transputers runs as follows :-
1. Receive allocation information and problem definition from previous Transputer in chain.
2. Send this information on to the next Transputer in the chain.
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3. Set up initial values for cells allocated to this Transputer.
4. Use the data exchange procedure to exchange sensible enthalpy and temperature blocks 
with neighbouring Transputers.
5. Perform steps 2-4 of the solution algorithm for the control cells allocated to this 
Transputer.
6. Receive residual value from next Transputer in chain.
7. Combine residual calculated on this Transputer with received residual.
8. Send combined residual to previous Transputer in chain.
9. Receive convergence test result from previous Transputer in chain and pass this flag on 
to the next Transputer in the chain.
10. If not converged, return to step 4.
11. If required, send converged solutions toward the master Transputer using the parallel 
procedure in figure 3.5.
12. If another time step required, update 'old' variables and return to step 4.
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3.3.4 Parallel Code Development.
The original serial code was used as the start point for both master and slave programs. 
Communications code and other small code sections required were added and the input/output 
code was removed from the slave program.
The method used in step 2 of the solution algorithm, as mentioned earlier, is a Gauss Seidel 
style update using the most recent values of all variables including those evaluated earlier in 
the same iteration. As a result performing the iterations in parallel with identical computations 
to the serial code is not possible as many updates will require values not yet available. The 
parallel version therefore sacrifices the use of latest values for certain computations to gain 
parallel performance. Every Transputer simultaneously updates the enthalpy values allocated 
to it, with the set of extra values required from the block of cells immediately before the set 
of cells allocated to this processor having values from the previous iteration. Thus the first 
nx*ny cells allocated to a Transputer do not use latest values for the top neighbour cell with 
the consequence that the convergence rate of the solution algorithm is slowed, requiring a 
larger number of iterations to achieve the same accuracy as the serial version.
An invaluable technique in creating a successful parallel version was comparison with values 
from the correct serial code. Since the serial method used Gauss Seidel style updates and the 
parallel used only Local Gauss Seidel updates, the values in the serial and parallel code were 
not identical. To allow exact comparisons in the development process, the Gauss Seidel style 
updates were replaced by explicit Jacobi style updates in both versions of the code. Errors in 
the parallel version were then detected and corrected and when fully tested, the Local Gauss
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Seidel updates were incorporated for the improved convergence performance they provide.
3.4 Test Case - Solidification Of AISI1086 Steel.
3.4.1 Problem Specification.
A 40 cm cube of AISI 1086 Steel is initially at a uniform temperature of 1632 C. The solidus 
and liquidus temperatures of such steel are 1508 C and 1602 C respectively with the latent 
heat of solidification of 66 kcal/kg. The problem is driven by mixed type boundary conditions 
on all boundaries with a heat transfer coefficient of 4.7766E-3 kcal/m2sec C and an ambient 
temperature of 25 C. The material properties are all linear functions of temperature defined 
as follows :-
Thermal Conductivity 
k(T) = 1.203E-2 - 6.9647E-6 * T
Specific Heat Capacity 
c(T) = 0.105 + 1.08667E-4 * T
Density 
p(T) = 7853.08 - 0.3229 * T
The problem is run for a "physical" time of 320 minutes with a sixty second time step, by 
which time the entire steel cube has solidified. The tolerance for a converged time step
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solution is 10"4 where the residual used is relative error using the infinity norm.
3.4.2 Timings Of Solution.
The timings presented here are from the original versions of the code using a point based 
update for enthalpy.
Nine Transputers, each with a single megabyte of external RAM were used configured into 
a simple chain as described earlier. Memory restrictions meant that the serial version was 
limited to a maximum problem size of around 35000 control volumes, whilst the nine 
Transputer version could solve for up to around 240000 control volumes indicating that the 
parallel version was fairly successful in terms of the memory usage requirement. 
Figure 3.6 shows timings for a range of problem sizes with figure 3.7 showing the associated 
speedups for the problem size range that could be run using the serial code.
The speedup graph shows speedups less than the maximum of nine. There are several factors 
that caused this loss of speedup :-
1. The difference in convergence rate between the serial Gauss Seidel updates and the 
parallel local Gauss Seidel updates. This caused as small percentage increase in the number 
of iterations required to achieve the required accuracy in the parallel code, however, this 
increase had only a relatively small impact on the speedup produced.
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Figure 3-6 Comparason of serial and parallel CPU times for the solidification problem.
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Figure 3-7 Speed up of parallel solidification problem on a nine transputer system.
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Figure 3-8 Communications overheads incurred in the exchange phase of an iteration 
of the solution procedure for the solidification problem
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2. The inter iteration communication time could potentially represent a major overhead. 
Figure 3.8 shows the percentage of each iteration spent in the exchange process for a range 
of problem sizes. Clearly, as the grid is refined, this overhead becomes percentagly small and 
is thus not a major factor in the degradation of speedup. The exchange percentage graph does, 
however, give an indication as to why speedup improves as the grid is refined.
3. The time taken to transfer the converged solution to disk proves a significant overhead. 
This time, however, is largely taken in transferring the data to the host and writing that data 
to disk on the host. The excessive time taken to perform these operations are not inherent to 
the use of a Transputer network, new hardware with fast disk accessing capabilities using 
direct memory accessing have recently become available which will dramatically cut the time 
required. Since it is the parallel performance of the code that is being monitored and not the 
performance of external hardware devices, future results do not include disk access time.
The same test problem was then run on up to 18 Transputers with the disk access time not 
included. The timings produced for a range of mesh densities are shown in figure 3.9. The 
speedups produced with these parallel timings all relate to efficiencies aproaching 100%, 
clearly showing the success of the parallel implementation.
Further results, displaying similar speedup characteristics, for more complex problems can be 
found in other publications (Battle et al 1990).
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Figure 3-9 Timings for solidification problem on upto 18 transputers.
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3.5 Closure.
The exploitation of geometric parallelism through a data partition has been demonstrated as 
a highly effective way of exploiting the benefits of a Transputer based parallel system. The 
nature of the solidification problem implemented only involved a subset of the full 
computational fluid dynamics features. The following chapter examines the use of a similar 
technique in a much broader application, where the serial code is a commercial product.
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CHAPTER FOUR
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4. Mapping Structured Grid C.F.D Codes Onto A Transputer Network.
4.1 Introduction.
The parallelism in the solidification code in the previous chapter demonstrated how the data 
partition technique with minor code alterations from the serial code can be highly effective. 
To demonstrate these features more generally, a commercial code written with no view to 
parallelisation was required, incorporating a wide range of fluid flow capabilities.
4.1.1 C.F.D Algorithms.
The Navier Stokes equations governing the physical behaviour of fluid are expressed in the 
form :-
9 (p3>) + div(pvO - r# grad
incorporating transient, convection and conduction influences where O is a general field 
variable. For simple three dimensional flow, four equations of this form exist, one 
representing velocities in each of the three dimensions and one to represent mass continuity. 
Similar equations exist representing turbulence values, enthalpy etc. Table 1 gives the values 
of the diffusion coefficients (F) and source terms (S) for the various variables that the general 
form of the equation can represent. Each equation is integrated over a control cell from the 
discretized domain as in the solidification example leading to a linear equation for each 
control cell. The coefficients of these linear equations involve the field variables thus forming
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an implicit set of interrelated equations.
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u
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Table 1 : The Diffusion coefficients and Source Terms of the one-phase 
conservation equations.
The solution of these equations can be achieved by a solution procedure from the SIMPLE 
family of algorithms (Patankar and Spalding 1972). The pressure calculation equation is
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derived from a rearrangement of the continuity equation producing the pressure correction 
equation. The basic form of such a solution procedure is :-
1. Guess velocities u, v and w, pressure p and all other relevant variables
2. Solve discretized momentum equations for an improved solution to u, v and w using 
latest guesses for all other variables
3. Solve dicretized pressure correction equation for p', the adjustment to be made to 
pressure to fit the continuity equation
4. Update velocities u, v and w and pressure p using p'
5. Solve for other variables such as turbulence etc.
6. If pressure solution not converged, return to step 2
7. If required, update variables for next time step and return to step 2
This is known as the SIMPLE algorithm. Variants of this algorithm also exist such as 
SIMPLE, SIMPLEC, PISO which involve minor alterations in the algorithm operation.
4.1.2 Description Of FLOW3D.
The code used in this work is FLOW3D, a fluid flow simulation package from AEA's 
Harwell laboratory. The features incorporated in FLOW3D include :-
Steady state or Transient behaviour 
One, two or three dimensional domains 
Regular or body fitted grids
64
Laminar or turbulent flow using k-e model
Enthalpy and other scalar concentration variable transportation
A selection of solution algorithms from the Simple family are provided in FLOW3D. In the 
construction of coefficients in the discretized equations, special treatment of the convection 
terms is required. FLOW3D provides a selection of differencing schemes including the 
UPWIND, HYBRID and QUICK schemes to evaluate these convection terms.
FLOW3D was originally developed to execute on a CRAY computer, using the massive 
storage available and exploiting the CRAY'S vector capabilities. As a result large amounts of 
storage are used to reduce re-calculation thus improving execution time. This large storage 
requirement has important implications in porting to a distributed memory parallel system. 
The efficient memory usage criteria is clearly vital in the production of a practical and useful 
parallel code.
4.2 Conversion To A Parallel Code.
4.2.1 Requirements Of Parallel Code.
The requirements of the parallel FLOW3D version are similar to those for the solidification 
example. The transparency of the parallel version is clearly essential to allow the users of the 
code to use existing input files and create new input files without any consideration to 
whether a parallel or serial version of FLOW3D is to be used. The maximum usage of 
computational power is also a vital requirement and the efficient use of distributed memory,
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as previously mentioned, is absolutely essential.
Additionally, however, the minimum alteration of the serial code in construction of the 
parallel is a fourth vital requirement. Since FLOW3D is an ever evolving package, it is 
important that corrections and improvements can easily be incorporated in the parallel version 
as well as the serial. This should ideally be performed by the original code 
authors/maintainers without the requirement of any knowledge of the details of the parallel 
conversion. As such, a routine in the original serial code should have an equivalent routine 
in the parallel version with only minor alterations whenever possible. Clearly, the best way 
to achieve easy maintenance is to hold only one version of the code with either runtime 
decisions to determine execution of extra processes for the parallel version, or by the use of 
a source code preprocessor. The initial version, however, is implemented as a separate source 
version with the feasibility of integrating parallel and serial versions being considered in 
future work.
4.2.2 Data Partition Strategy.
As with the solidification example, the local calculation nature of the control volume 
technique suggests a suitable data partition will provide an effective parallel code. Figure 4.1 
shows the 7 point stencil of values required to update a variable representing a value at 
control cell P. An investigation of the code reveals that the stencil represents the maximal set 
of values required in all calculations except for the calculation of convection coefficients 
when a second order differencing scheme is used (i.e. QUICK, HUW and CCCT). As a result, 
only the three first order schemes are implemented in the parallel code (although the second
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order schemes could be incorporated in later versions by, for example, including extra
W
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Figure 4-1 Seven Point Stencil For 3D Control Volume Calculations
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communications).
The FLOW3D code uses the Rhie and Chow formulation (Rhie and Chow 1983) which 
requires pressure values to be stored at cell centres (as with all other variables). This is an 
alternative to the staggered grid approach used by many codes where the velocity values are 
stored at cell walls to avoid numerical problems encountered when using first order 
differential approximations. The inclusion of the cell centred pressure version in a data 
partition clearly presents no problem whilst figure 4.2 demonstrates that the staggered grid 
technique can also be simply incorporated in a data partition.
Three data partition strategies arise naturally from an investigation of the code (see figures 
4.3 to 4.5). The first possibility is the three dimensional partition, where a decomposition into 
cuboidal subset of control cells is used. The second alternative is the two dimensional 
partition, where a decomposition into long rectangular boxes of control cells containing a 
subset of cells in two dimensions with all cells in the third dimension is used. Finally, a one 
dimensional decomposition into sets of slabs of control cells can be used.
Each of these partition strategies could produce effective parallel code, the choice between 
them being made by a number of factors. The three dimensional partition allows for massive 
parallelism (i.e. the use of thousands of processors), however, to maintain nearest neighbour 
communications on the processor network would require six communication links per 
processor whilst only four are available on the current generation of Transputers. Both the 
three and two dimensional partitions require large, disjoint sets of data to be exchanged 
between neighbour processors, requiring a set of either multiple communication calls or gather
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Figure 4-3 Three Dimension Partition.
Figure 4-4 Two Dimensional Partition.
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Figure 4-5 One Dimensional Partition.
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and scatter operations with a single communication. The one dimensional partition requires 
only a set of single bulk data communications since the required data is stored in consecutive 
memory locations. Conversely, the one dimensional partition is restrictive in that the 
maximum number of processors that can be utilised is the number of slabs in the problem to 
be solved. The processor configuration required to achieve a one dimensional partition is a 
chain of processors as used in the solidification example.
In the scope of this work, the one dimensional partition has been implemented to demonstrate 
the effectiveness of the data partition technique since the amount of code restructuring 
required is less than for the other strategies. Another major reason for this choice was that 
the target systems contained small to medium numbers of Transputers (i.e. up to around 50). 
The amount of communication and potential algorithm replacement that may be required in 
the three and two dimensional partitions may well cause a significant performance degradation 
over that attainable through the one dimensional partition. For larger parallel systems, the 
other partition strategies may prove essential. For completeness, the implication of each 
partition strategy will be considered in the following sections where possible.
The partition and overlap areas for the one dimensional partition are shown in figure 4.6. 
Unlike in the solidification example, here the allocation areas are a set of complete slabs. This 
restriction is necessary to minimise the code alteration since many of the domain 
computations involve three nested loops, one for each dimension, where adjusting one of the 
loops only suffices for the partition implementation. As a result, balanced loads on each 
processor cannot be guaranteed unless the number of slabs is divisible by the number of 
processors used. The importance of any uneven partition clearly diminishes as the problem
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Figure 4-6 Details Of One Dimensional Partition.
size (i.e. number of slabs) increases, i.e. as the unbalancedness reduces proportionately.
4.2.3 Code Alterations.
Although a knowledge of the nature of the methods used in the code aided the decision on 
how the parallelisation should proceed, the actual code alteration process was performed 
purely by an inspection of the original code. The aim of the code alterations, as with the 
solidification, is to limit each processor to only perform computations involved in assigning 
data in that processor's assignment area.
For the vast majority of the code, the alterations involved adjustment of loop limits and array 
declarations. For the one dimensional partition, only the z dimension loop and declarations 
need be adjusted. In some cases, such as when several different array elements are assigned 
in a single iteration, masked assignments are required. This is where a conditional statement 
is added to control the execution of the array assigning statement, the value of the conditional 
only being true if the array element to be assigned is allocated to this processor's allocation 
area. Another case where care is required in FLOW3D is when loops start from the second 
slab. To implement such loops in the parallel implementation, the lower limit of such a loop 
operating in the z direction must thus be two on the first processor, but start from the first 
slab allocated on all other processors. Other similar cases exist, all requiring attention to 
ensure semantically correct parallel code.
The setting up of the partition and initialisation of all required data on each processor had to 
be achieved according to the order of data read from the FLOW3D input file, bearing in mind
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the memory limitation that no single processor is allowed to store more than the amount of 
data to be allocated to it. As a result, data read from the host must immediately be sent to the 
processor(s) on which it is required and not buffered on the first processor.
The first stage in the setup is the reading of problem and work space size information from 
the input file. From this the one dimensional data partition can easily be calculated. This 
information is then sent to all processors where they allocate memory for the required arrays 
and await data sent later. The next stage involves the setting up and distribution of geometric 
information, whether this information is read from a file or calculated from information in the 
input file. When the geometric information for a processor is received/evaluated on the first 
processor it is immediately sent to the processor concerned before the next processor's 
geometric information is processed. The final phase in the setup is to distribute the boundary 
condition information across the processor network. Boundary conditions in FLOW3D are 
preprocessed and converted into an internal representation. A significant amount of code is 
required to perform this preprocessing so, rather than duplicating this code on every processor 
wasting valuable memory, it is only held on the first processor. The preprocessing, however, 
must be performed in two stages since geometric information is required at one point. Thus 
the boundary conditions are preprocessed on the first processor without the incorporation of 
the geometric information, then sent to the appropriate processor(s). When received, the 
geometric information is incorporated.
4.2.4 Improved Exchange Procedure.
An exchange of slabs of data between neighbour processors is required frequently to ensure
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the semantics of the serial code are preserved. Whenever any of the solution variables are 
updated an exchange must be performed before that variable can be used on a neighbour 
processor. Since the full C.F.D algorithm involves far more variables than the conduction only 
solidification example, further attention was given to improving the speed of performing the 
slab data exchange.
The improved exchange procedure uses three subsidiary threads along with the main thread, 
each performing one of the four required individual communications (see figure 4.7). The 
subsidiary threads are started by initialisation calls at the start of the parallel FLOW3D code. 
They then deschedule themselves on reaching a receive statement (i.e. use no CPU cycles), 
waiting until data is sent through the appropriate internal communication channel from the 
main thread. When a call is made to the exchange procedure in the main thread, the 
appropriate start address of the data to be exchanged by a particular thread is sent through the 
appropriate internal communication channel to that thread. The reception of this data starts 
up the thread which then sends/receives one slab of data from the address received from the 
main thread. On completion of its communication, each thread sends a signal to the main 
thread indicating completion before returning to the receive statement, again descheduling 
itself. When all subsidiary threads have informed the main thread of their completion (and 
the main thread has performed its inter-processor slab communication), the main thread 
continues, returning from the call to the exchange procedure.
4.2.5 Parallelising The Linear Equation Solvers.
The entire solution procedure has been parallelised using the one dimensional data partition.
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Figure 4-7 Diagramatic representation of the structure of the exchange procedure.
The explicit nature of most of the operations concerned, such as the coefficient setup and 
boundary condition incorporation, allowed most of the parallelism in the code to be fairly 
easily exploited using the code alterations mentioned earlier. The linear equation solvers, 
however, solve an interrelated set of equations where the effective solution algorithms often 
prove implicit Extra attention was therefore required in parallelising these solvers, particularly 
since the percentage of serial execution time spent in these routines is very high.
FLOW3D incorporates six linear equation solvers of which three have been implemented in 
this work. The remaining three solvers can be parallelised using techniques used for the 
solvers that have been parallelised.
4.2.5.1 Stone's Implicit Procedure.
The Stone's implicit procedure uses recurrences to calculate coefficients in the Stone matrix. 
Recurrences also exist in the forward elimination and backward substitution phases of the 
procedure. In each case, three nested loops are used, the inner two loops passing over matrix 
diagonals and the outer loop passing over slabs. An investigation of these recurrences 
indicates that the outer slab loop is inherently serial whilst parallelism can be extracted from 
the inner loops.
To exploit this parallelism for the chosen partition, loop interchange was required. The outer 
slab loop was transferred to become the inner loop of the nest. The semantic validity of such 
a transformation and the adjustment of the scalar index variables to maintain semantics were 
performed by careful manual inspection of the code. To achieve parallelism, the now inner
79
slab loop is performed in a pipeline over the chain of processors with the addition of 
communications calls before and after the loop enforcing the pipelining as shown below :-
Serial Code Parallel Code
DO ISLAB=1,NSLAB DO J=. . .
DO J=. . . DO K=. . .
DO K=. . . Receive value(s)
DO ISLAB=NLOW,NHIGH 
END DO
END DO END DO 
END DO Send value(s)
END DO 
END DO
I.e the outer two loops perform in a DOACROSS fashion as described in chapter 5. For the 
first iteration of the two now outer loops, the inner loop performs assignments for the first 
set of slabs on the first processor only whilst all other processors remain idle. When the first 
processor completes the inner slab loop, the last value evaluated is sent to the second 
processor, initiating its computation. The first processor then commences the second iteration 
of the middle loop in the nest, performing the associated iterations of the inner loop in 
parallel with the second processor. This process continues, eventually allowing all processors 
to be working in parallel.
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Figure 4-8 Reordering Of Parallel SIP Solver.
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Figure 4.8 shows an example of a 3 x 3 x 9 grid. The numbers in the control cells indicate 
the execution order of the evaluation of values in those cells. The parallel execution order is 
shown for a three processor system using the above scheme. The semantic validity of the 
parallel code is assured since when any cell values are updated in the parallel version it will 
use the same set of previously updated neighbour cells as in the serial version in the 
calculations. The parallel version shown in figure 4.8 indicates that 18 units of processor time 
are idle and 81 units involve computation (a unit being the time taken to perform a single cell 
computation). The total serial execution time is 81 units whilst the parallel execution time is 
33 units, thus the maximum possible speedup is around 2.5. Clearly, the communication time 
for the 18 individual cell value communications required in the parallel version will cause an 
extra overhead, reducing this speedup. Although this speedup figure is somewhat 
disappointing, as the problem size increases the startup and shutdown time of the process will 
proportionately reduce compared to the full system utilisation time.
Using this technique with the two and three dimensional partitions may also be possible. 
However, in both cases, significant code alterations will be required (breaching one of the 
parallel code requirements), and introduce far more processor idle time than for the one 
dimensional partition. As a result, the Stone's implicit procedure may not be as feasible for 
two and three dimensional partition parallel versions.
4.2.5.2 Line Relaxation Solver.
The line relaxation solver uses bi-directional line sweeps across slabs in the problem domain. 
The main sweep direction is set by the user according to the nature of the problem. The line
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sweeps are then performed alternately in the two directions perpendicular to the main sweep 
direction. With the one dimensional partition, the main sweep direction is fixed to be in the 
z direction. This allows the alternate sweep direction feature to be preserved in the parallel 
version since this will operate over the complete slabs allocated to each processor. For the 
two dimensional partition only a single direction for the line sweep is practical without major 
algorithm change or the introduction of excessive processor idle time. The three dimensional 
partition does not suit a line based approach, thus algorithm change will be required 
(assuming excessive idle time is unacceptable) as discussed in chapter 7.
Two alternative approaches for the parallelisation of the line relaxation solver can be used :-
a) Create a pipeline of line updates across slabs creating a DOACROSS/pipeline system 
as for Stone's implicit procedure
b) Allow 'old' values to be used for certain updates reducing convergence rate as with 
the solidification example
Since method a) uses a similar approach to that used for Stone's implicit procedure, the 
second approach has been used. The convergence behaviour of the parallel version as 
compared to the serial is a major influence of the effectiveness of the parallel version.
4.2.5.3 Conjugate Gradient.
The conjugate gradient method itself uses only explicit calculations thus parallelisation of the 
basic method is fairly straight forward for all three partition types. To use the method
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successfully, a matrix preconditioner is often required. Many preconditioned are supplied in 
FLOW3D, however, only the diagonal preconditioner is at present implemented which 
involves only explicit operations. The other preconditioners use matrix operations involving 
forward elimination and backward substitution and could thus be parallelised using a similar 
approach to that employed in the Stone's implicit procedure parallelisation.
4.3 Performance Of Parallel FLOW3D.
To test the effectiveness of the parallel implementation of FLOW3D, two test problems were 
used which involve simple flow (i.e. velocities and pressure variables only). Both problems 
are derived from fairly standard two dimensional test problems adapted to have simple three 
dimensional geometry and three dimensional flow characteristics. The tests have been 
performed for a range of problem sizes and a range of Transputer numbers with several 
combinations of linear equation solvers (the effectiveness of the solvers being a major 
influence on effectiveness of the parallel version). The combinations of solvers used are :-
Stone's implicit procedure for all solutions
Stone's implicit procedure for all solutions except the pressure correction which uses
diagonally preconditioned conjugate gradient
Line relaxation solver for all solutions
Line relaxation solver for all solutions except the pressure correction which uses
diagonally preconditioned conjugate gradient
The conjugate gradient solver in FLOW3D requires a symmetric matrix system. Since only
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the pressure correction equation system provides such a matrix, only the solution of this 
equation can use this solver.
The tests were carried out on two Transputer systems. The smaller scale tests were performed 
on a Transputer system at Thames Polytechnic whilst the larger scale tests were performed 
on the Meiko computing surface at Edinburgh University. The equality of the two systems 
was verified, giving identical timings for the same problem.
All the results shown are for balanced loadings i.e. the number of processors used is a factor 
of the number of slabs in the computational grid.
4.3.1 Backward Facing Step Problem.
This problem models the flow through a square cross-sectioned duct with a restricted inlet 
(see figure 4.9). The inlet velocity of the flow was set to cause recirculations just downstream 
of the inlet to complicate the flow patterns.
Figures 4.10 to 4.13 show the speedup produced for a range of processor numbers. Each 
curve shows the speedup for a particular density of control cells. All solver combinations 
showed an improvement in speedup for a particular number of processors as grid density 
increases with a degradation as processor numbers increased.
The Stone's implicit procedure alone proved fairly successful attaining a speedup of 32 on 
a 50 processor system (64% efficient) for the most dense grid (40000 cells). The loss of 
speedup is due largely due to the high inter-processor communications required. For smaller
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Figure 4-9 An illustration of the geometry and boundary conditions of the backward 
facing step problem.
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Figure 4-10 Speedup results for a range of simulations on the B step problem using SIP 
as the solver for all variables.
60
50
30
9640
20
Processors 
40000
Figure 4-11 Speedup results for a range of simulations on the B step problem using CG 
for pressure solution and SIP for all other variables.
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Figure 4-12 Speedup results for a range of simulations using the line solver for the 
solution to all variables.
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Figure 4-13 Speedup for a range of solutions using CG for the pressure solution and line 
solver for all other variables.
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processor numbers typical efficiencies were 85% and above. When the pressure correction 
solution is achieved using the conjugate gradient method, the speedups exhibited improved 
(37.5 on a 50 processor system giving 75% efficiency). This occurred since the pressure 
correction solution constitutes a very significant proportion of the solution time (i.e. far more 
linear equation solver iterations are dedicated to pressure correction solutions than all others), 
where the communication overhead incurred in the conjugate gradient solution is far less than 
that of Stone's implicit procedure. The gradient of the speedup curve for 50 processors 
indicates that a larger number of processor could be effectively exploited using this solver 
combination.
The use of the parallel line relaxation solver for all solutions gave fairly poor speedups. On 
the larger processor number examples efficiencies of less than 50% were produced. The poor 
performance is caused by the increase in line solver iterations required on the larger systems. 
Since the first slab on all but the first processor uses old values for the 'top' value, as the 
number of processors increases the number of 'old' values used in updates increases, slowing 
convergence. Figure 4.14 shows the percentage increase in line iterations to reach convergence 
for the 8640 cell problem. For 15 processors, around a 15% increase in the number of 
iterations is required with a gradient indicating that this percentage will increase as more 
processors are used. When the conjugate gradient method is used to solve the pressure 
correction equation the speedups produced for the 28900 cell problem improved over those 
for the line solver only solution. The use of the line solver for the velocity components, 
however, caused inconsistent convergence behaviour, with no converged solution being 
produced for the 40000 cell problem. Figure 4.14 shows the percentage increase in iterations 
required to reach a converged solution for the 8640 cell problem. The increase in line solver
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Figure 4-14 Increase in solver iterations for the B step problem with 8640 control cells.
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iterations is higher than for the line solver alone, however, since the conjugate gradient 
solution time dominates the overall time, this increase has a small effect The number of 
conjugate gradient iterations required is fairly consistent as processor number increase in the 
given example, thus for larger processor numbers the effectiveness of this solver combination 
is greater than the line solver alone solution for certain problems.
It should be noted that the serial execution time used for speedup calculation in the larger 
problems is estimated since the memory requirement prohibited serial execution on the 
systems available. The estimate was made assuming linear efficiency degradation as numbers 
of processors increase. This assumption is made in accordance with the efficiency graph 
shown in figure 4.15.
4.3.2 Moving Lid Cavity Problem.
This problem models the flow in a three dimensional box where the flow is induced by the 
lid of the box moving in one direction with constant velocity (see figure 4.16). The flow is 
further complicated by wall effects making it truly three dimensional.
Figures 4.17 to 4.20 show the speedups produced on up to 18 processors for several grid 
densities.
The Stone's implicit procedure, when used for all solutions, produces a speedup of just over 
13 on 18 processors for the highest grid density (i.e. 72% efficiency for 46656 cell grid). 
When the conjugate gradient method is used for the pressure correction solution, the speedups
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Figure 4-15 Efficiency of parallel version in the solution of the B step problem with 
17640 control cells.
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Figure 4-16 An illustration of the geometry and boundary conditions of the moving lid 
cavity problem.
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Figure 4-17 Speedup results for a range of simulations of the moving lid cavity problem 
using SIP for the solution to all variables.
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Figure 4-18 Speedup results for a range of simulations of the moving lid cavity problem 
using CG for the pressure solution and SIP for the solution of all other variables.
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Figure 4-19 Speedup results for a range of simulations of the moving lid cavity problem 
using line solver for the solution to all variables.
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Figure 4-20 Speedup results for a range of simulations of the moving lid cavity problem 
using CG for the pressure solution and line solver for the solution to all other variables.
99
produced increase since, similar to the backward step problem, the amount of idle time and 
inter-processor communication time significantly reduce proportionately to total time.
When the line relaxation solver is used for all solutions, the speedups produced are an 
improvement on both the speedups produced using Stone's implicit procedure. A speed up 
16 on 18 processors is achieved for the highest density grid (i.e. 88% efficiency for 46656 
cell grid). When the conjugate gradient solver is used for the pressure correction solution, the 
speedups produced are slightly reduced. This is explained by figure 4.21 which shows the 
percentage increase in iterations required in parallel over serial for the lowest density grid. 
Although the line only solution requires a higher percentage increase in iterations, these 
iterations are relatively computationally cheap. The increase in conjugate gradient iterations, 
caused by using the line relaxation solver for velocity solutions, although percentagely lower 
than the line solver only increase, each iteration is computationally expensive as compared 
to line solver iterations, therefore the resultant speedup is degraded.
Again, as with the backward step problem, the serial times were estimated for the higher grid 
densities, assuming linear efficiency degradation as shown in the efficiency graph of figure
4.22.
4.3.3 Comparison Of Test Problem Performance.
The two test problems indicated different relative performance of the solution method 
combinations. The solutions gained by employing Stone's implicit procedure for the backward 
step problem were superior in speedup to those that used line relaxation based solutions.
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Figure 4-21 Increase in solver iterations for the moving lid cavity problem with 7056 
control cells
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Figure 4-22 Efficiency of the parallel version for the moving lid cavity problem with 
17424 control cells.
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Conversely, the line relaxation based solutions were superior for the moving lid cavity 
problem.
The relatively poor performance of the line relaxation solver in the backward step problem 
is due to the parabolic (i.e. predominantly uni-directional) nature of the problem. The serial 
version, using S.O.R., propagates information from inlet to outlet in a single iteration whilst 
the parallel version will require a number of iterations equal to the number of processors 
before the influence of the inlet is directly felt at the outlet. The disjoint nature of the parallel 
version, using old values as the 'top' values for the first slab on all but the first processor, 
causes this phenomena. In the moving lid cavity problem, the flow is essentially elliptic, 
therefore the flow has no predominant direction to be exploited by line sweeps in serial. As 
a result, the increase in iterations required, and thus the speed up produced, are not so greatly 
affected.
The Stone's implicit procedure requires a cell by cell inter-processor communication of an 
entire slab of cells between each adjacent pair of processors. In the backward step problem, 
since the geometry is basically a pipe flow, the slabs consisted of cross sections of the pipe 
and thus contain a relatively small proportion of the total number of cells. The moving lid 
cavity problem, however, is a geometric cube and thus the slabs will contain a higher 
proportion of the total cells than in the backward step problem. This higher proportion of cells 
clearly requires a significant amount of extra inter-processor communication for iterations of 
the solver in the moving lid cavity problem than the backward step problem for the same 
number of control cells. This extra overhead therefore degrades the speedup produced.
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4.3.4 Investigation Of Loss Of Speedup.
The performance degradation experienced in all cases is caused by several important factors
1. the communication overhead inherent in any distributed memory program
2. imbalance in the computational loads between processors
3. any code duplicated on several processors (including the evaluation of mask functions 
etc.)
4. any increase in work required in the parallel version such as an increase in iterations
The influence of these factors is examined for the backward step problem when the Stone's 
implicit procedure is used for all solutions. Clearly, no increase in iteration numbers is 
experienced using this solver. The communication and idle time per processor are combined 
since idle time will be experienced on waiting for at a receive or send statement on a 
processor. Figure 4.23 shows the time per processor spent performing communication or 
waiting on a communication statement (i.e. idle time), along with an estimate of time spent 
in duplicated code for a range of processor numbers. The duplicated code execution time is 
estimated from the remainder of execution time used after subtracting the serial execution 
time and the communications and idle time. The amount of time required per processor for 
both values remains fairly consistent. Since these times are spent concurrently on every 
processor, the additional time added to parallel execution time is fairly constant as processor 
numbers increase. Figure 4.24 shows the percentage the communications and idle time 
represent of the overall parallel execution time. This percentage increases as processor
numbers increase. This is clearly due to the reduction in computation time (all other factors
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remain fairly constant).
This observation represents a minimum limit to the parallel execution time regardless of the 
number of processors used. This limit must also include the solution time for a single slab 
of control cells since each processor must contain a minimum of one slab.
Clearly, to minimise this limit and thus the communication overhead, the dimensions that 
produce the minimum number of cells in a slab should be set as the x and y directions. This 
also aids the scalabillity of the parallel systems that can be used since the dimension with the 
maximum number of control cells will be the z direction, allowing the maximum number of 
processors to be used.
4.4 Closure.
This chapter has demonstrated the effectiveness of the data partition technique on a 
commercial, broad ranging code. The ease of use and encouraging results achieved show that, 
from the user perspective, the parallelisation was successful. Similarly, from the code authors 
point of view, the similarity of the serial and parallel codes enables simple extension of 
maintenance to the parallel version.
The opportunities for the exploitation of distributed memory architectures for a whole class 
of numerical software packages have been clearly shown. The conversion process to construct 
the parallel versions is, however, an enormous, time consuming task.
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Much of the conversion process involves analyzing the serial code to determine where 
parallelism exists. Similarly, the vast majority of the code alteration and restructuring 
performed, involved simple adjustments or standard transformations. As such, the potential 
for software tools to analyze the serial code for parallelism, test the validity of code 
alterations etc. and perform semantically correct transformations is clear. The following 
chapters pursue this theme with a view to devising effective, useable software tools.
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CHAPTER FIVE
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5. Background To Parallelising Tools.
5.1 Introduction.
The task of software development for serial computers is often a difficult, time consuming 
process. Software development for parallel machines, particularly MIMD machines, adds an 
extra dimension to the complexity of the task. Since the amount and quality of software 
currently available for parallel machines is extremely restrictive and new improved hardware 
is continually being developed, techniques to aid, improve quality and speed of development 
of parallel software are urgently required.
The previous chapters have shown how using an efficient, correct serial code as a starting 
point can greatly aid parallel code development. An initial investigation of the serial code 
indicated the suitability of the code for parallel conversion, with unsuitable algorithms being 
replaced or restructured prior to the actual parallelisation. Creating parallel codes from the 
serial code required a large amount of fairly mechanical code alterations with many of the 
optimisations used to enhance parallelism being of a standard form. In both these cases, there 
are great possibilities for software tools to perform and/or aid the majority of the work.
Most of the effort put into software tools to aid development of parallel code has been aimed 
at parallelising compilers. These compilers take an input serial program, perform an analysis 
of the code and use that analysis to generate object code for the target architecture. Many of 
the internal decisions made during these processes are conservative assumptions since the 
creating of a semantically equivalent parallel code is the overriding objective. These
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assumptions mean that much potential parallelism exhibited in the code is not detected. 
Similarly, code generation often uses heuristic decisions when determining how to generate 
code to best use the available hardware. These decisions can lead to potential parallelism not 
being exploited. The inadequacy of the 'black box' compiler is partly due to restraint on 
compiler execution time. An indepth examination of the serial code would require 
prohibitively large execution times, reducing the attractiveness of the compiler to the 
commercial market.
The popularity of the compiler approach to creating parallel codes is largely due to the 
success of early compilers to adapt code to exploit SIMD architectures - known as vectorising 
compilers. To produce vectorised code, a relatively simple analysis of the inner loops of the 
code, followed by a replacement of single array assignment statements and the inner loop 
surrounding them with a vector statement, was sufficient to achieve often impressive results.
For MIMD machines a more accurate analysis and more complex code generation algorithms 
are required. The conservative assumptions that are made in the analysis phase have a 
dramatically detrimental effect since parallelism in outer loops can best be exploited, where 
these loops often contain many statements increasing the risk of an assumption forcing the 
serialisation of the loop. The code generation phase is not as well defined as the simpler case 
of vectorising compilers, many algorithms have been suggested, all of which rely on heuristic 
decisions and which cannot guarantee optimal parallel code.
An alternative to the compiler route for developing parallel code is to use the same techniques 
as are embedded in the compilers, but allow user participation in the process. This can be
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done in two ways :-
1. By allowing the user to decide if conservative assumptions must be made in the 
analysis phase and by accepting user guidance on the heuristic decisions made during 
code generation in an otherwise automated process.
2. By providing the phases of the compiler as autonomous tools where the results of each 
phase are relayed to the user who then continues the parallelisation process manually.
These approaches allow far more efficient code to be produced due to the invaluable 
knowledge of the user, however they are generally commercially less attractive than black box 
compilers since they require a degree of user understanding, if not expertise.
User interaction in the automated process approach can be achieved by the addition of 
compiler directives in the source code instructing the compiler to produce parallel code 
sections. Similarly, the addition of comments by the compiler about conservative assumptions 
made, to an output source version of the code can indicate what information the compiler 
requires to determine more accurately the potential parallelism of a code section. This 
approach has been used in many commercial parallelising compilers such as the CRAY 
parallelising compiler.
Another method to introduce user interaction is to add an interactive question and answer 
phase to the process where the compiler can ask the user questions aimed at removing 
assumptions and the user can inquire as to why certain code sections were assumed inherently
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serial, forcing the code to be parallel if false assumptions were made (i.e PTOOL 
parallelisation environment, Alien et al. 1986).
Several tools to aid manual parallelisation exist including FORGE and MIMDIZER from 
Pacific Sierra Research and the SUPERB tool (Zima et al. 1988) developed as part of the 
SUPRENUM project. These tools perform some of the components of the parallelisation 
process but rely heavily on the user to make all major decisions.
The remainder of this chapter describes the basic serial code analysis of the parallelising 
systems and discusses the code generation and code optimisation phases. The analysis is based 
on work by Kuck and his group at the University of Illinois (Kuck et al. 1980) and extensions 
to this work by Kennedy and co workers at Rice University (Alien and Kennedy 1987).
5.2 The Dependence Graph.
The analysis performed on the serial code by the parallelising compilers and tools is based 
on the identification of dependencies.
Definition 5.1
A dependence between two statements implies a definite order in which they must be 
executed to maintain semantic equivalence of the initial code and any subsequent output code.
Definition 5.2
A dependence graph is a graph where each node is a statement and each edge is a dependence
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relation between two statements. Every edge has a single direction indicating that the source 
of the dependence must be executed before the sink.
The graph thus displays all the potential parallelism (at the statement level) in the code since 
any statement execution ordering, parallel or not, can be generated and is valid as long as it 
does not violate any edges in the dependence graph. The choice of a statement level graph 
(as opposed to routine level, operation level etc.) was made to allow the graph to display 
sufficient parallelism (routine level parallelism being insufficient), whilst not requiring 
excessive amounts of computer memory to store the graph (as may be required by operator 
level graphs). Most workers in this field concentrate on statement level dependence graphs.
Much of the following is concerned with the construction of such a dependence graph.
5.2.1 Types Of Dependence.
A dependence is any relationship between two statements that implies an ordering whether 
or not that ordering is caused by actual data flow, control flow or is just due to the way the 
input code uses variables. Four different types of dependence exist (Kuck 1978) :-
Definition 5.3
1. True dependence - A statement assigns a value to a variable that is used in another 
statement which is reachable from this statement. Thus the second statement cannot execute 
until the first statement has completed execution.
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